AI Architecture Asynchronous C++ ChipVerif_Web EDA IC PWM Power RISC SV Simulation Synthesis UVM Verification Verilog Verilog and SystemVerilog Gotchas git life linux makefile others perl protocol python sim timing tools vcs verdi vim virtual machine yum 敏捷开发